Xilinx

SOC and MPSOC

Zynq All Programmable SoC System Architecture

Course Description

Provides experiences system architects with the knowledge on how to best architect a Zynq® System on a Chip (SoC) device project.

This course covers:

  • Identifying the features and benefits of the Zynq SoC architecture

  • Describing the architecture of the ARM® Cortex™-A9 processor-based processing system (PS) and the connections to the programmable logic (PL)

  • Detailing the individual components that comprise the PS: I/O peripherals, timers, caching, DMA, interrupts, and memory controllers

  • Effectively accessing and using the PS DDR controller from PL user logic

  • Interfacing PL-to-PS connections efficiently

  • Employing best practice design techniques for implementing functions in the PS or PL

Duration

2 days

Who Should Attend

System architects who are interested in architecting a system on a chip using the SoC.

Course Prerequisites

  • Digital system architecture design experience

  • Basic understanding of microprocessor architecture

  • Basic understanding of C programming

  • Basic HDL modeling experience

Software Tools

  • Vivado® Design or System Edition 2018.1

Hardware

  • Architecture: Zynq-7000 SoC

  • Demo board: Zynq-7000 SoC ZC702 or ZedBoard*

Skills Gained

After completing this comprehensive training, you will have the necessary skills to:

  • Describe the architecture and components that comprise the Zynq SoC processing system (PS)

  • Relate a user design goal to the function, benefit, and use of the Zynq SoC

  • Effectively select and design an interface between the Zynq PS and programmable logic (PL) that meets project goals

  • Analyze the tradeoffs and advantages of performing a function in software versus PL

Course Outline

Day 1

  • Overview {Demo}

  • Application Processor Unit (APU) {Lab}

  • Neon Co-Processor

  • Input/Output Peripherals {Demo}

  • Low-Speed Peripherals: Overview {Lab}

  • Low-Speed Peripherals: UART {Demo}

  • Low-Speed Peripherals: CAN {Demo}

  • Low-Speed Peripherals: I2C

  • Low-Speed Peripherals: SD/SDIO

  • Low-Speed Peripherals: GPIO

  • High-Speed Peripherals: USB

  • High-Speed Peripherals: Gigabit Ethernet {Lab}

  • DMA Controller (DMAC) {Lab}

  • DMA: Introduction and Features

  • DMA: Block Design and Interrupts

  • DMA: Read and Write

Day 2

  • AXI: Introduction

  • AXI: Variations

  • AXI: Transactions {Demo, Lab}

  • PS-PL Interface {Demo, Lab}

  • Booting {Lab}

  • Memory Resources {Demo}

  • Meeting Performance Goals {Lab}

  • Hardware Design {Lecture}

  • Software Design {Demo, Lab}

  • Debugging {Lab}

  • Tools and Reference Designs

Topic Descriptions

Day 1

  • Overview – Provides a general overview of the Zynq SoC.

  • Application Processor Unit (APU) – Explores the individual components that comprise the APU.

  • Neon Co-Processor – Describes the Neon co-processor that is the companion to each Cortex-A9 processor.

  • Input/Output Peripherals – Introduces the components that comprise the IOP block of the Zynq device PS.

  • Low-Speed Peripherals: Overview – Introduces the low-speed peripherals in the Zynq SoC.

  • Low-Speed Peripherals: UART – Introduces the UART low-speed peripheral.

  • Low-Speed Peripherals: CAN – Introduces the CAN low-speed peripheral.

  • Low-Speed Peripherals: I2C – Introduces the I2C low-speed peripheral.

  • Low-Speed Peripherals: SD/SDIO – Introduces the SD/SDIO low-speed peripheral.

  • Low-Speed Peripherals: GPIO – Introduces the GPIO low-speed peripheral.

  • High-Speed Peripherals: USB – Introduces the USB high-speed peripheral.

  • High-Speed Peripherals: Gigabit Ethernet – Introduces the Gigabit Ethernet high-speed peripheral.

  • DMA Controller (DMAC) – Explores the operation of the DMAC, which is located in the APU.

  • DMA: Introduction and Features – Introduces the direct memory access controller.

  • DMA: Block Design and Interrupts – Introduces the DMA block design and the DMA interrupts.

  • DMA: Read and Write – Introduces the concepts behind DMA reading and writing.

Day 2

  • AXI: Introduction – Introduces the AXI protocol.

  • AXI: Variations – Describes the differences and similarities among the three primary AXI variations.

  • AXI: Transactions – Describes different types of AXI transactions.

  • PS-PL Interface – Describes in detail the PS interconnect and how it affects PL architecture decisions.

  • Booting – Explains the boot process of the PC and configuration of the PL.

  • Memory Resources – Explains the operation of the on-chip (OCM) memory and various memory controllers located in the PS.

  • Meeting Performance Goals – Focuses on Zynq device performance, including DDR access from the PL, DMA considerations, and power control and reduction techniques.

  • Hardware Design – Discusses the use and configuration of the PS in a hardware design.

  • Software Design – Explores the software side of the Zynq device.

  • Debugging – Introduces debug tools and methodology on the Zynq SoC.

  • Tools and Reference Designs – Describes Xilinx-provided reference design platforms, use cases, and third-party operating systems and tools for the Zynq SoC.

Partners 

Upcoming Program

TechSource Systems is the Sole Distributor and Authorised Training Partner of Mathworks Products

  • Facebook Social Icon
  • Twitter Social Icon
  • Google+ Social Icon
  • YouTube Social  Icon
  • Pinterest Social Icon
  • Instagram Social Icon
All rights reserved. Copyright © TechSource Systems Pte Ltd. Company Registration No. 199603163W
icons8-facebook-50.png
icons8-linkedin-circled-50.png