Xilinx

Vivado/FPGA Design

Advanced Timing Closure Techniques for the Vivado Design Suite

Course Description

Achieving repeatable and reliable timing is the designer’s ultimate goal. The task of writing timing constraints and validating the design against those constraints is commonly referred to as Timing Closure. This process is essential for every design. This course will provide experienced Vivado® Design Suite users with the skills to ensure that their designs work reliably over process, voltage, and temperature variations.

You will learn the FPGA design best practices and skills to be successful using the Vivado Design Suite. This includes the necessary skills to improve design speed and reliability including: system reset design, synchronization circuits, optimum HDL coding techniques, and timing closure techniques using the Vivado Design Suite. This course encapsulates this information within the UltraFast™ Design Methodology Guide. The UltraFast Design Methodology checklist is also introduced.

Duration

3 Days

Course Prerequisites

  • FPGA design experience

  • Completion of the Essentials of FPGA Design, Designing for Performance, and Advanced FPGA XDC and Static Timing Analysis courses or equivalent knowledge of Xilinx Vivado Design Suite software implementation tools, techniques, Xilinx architecture, and FPGA design techniques. Completion of the Vivado Design Suite for ISE Project Navigator Users course is strongly recommended.

  • Intermediate VHDL or Verilog knowledge

  • Advanced FPGA XDC and Static Timing Analysis using the Vivado Design Suite course (Recommended)

  • Vivado Design Suite for ISE Software Project Navigator Users course (Recommended)

Software Tools

  • Vivado Design or System Edition

Hardware

  • Architecture: UltraScale™ and 7 series FPGAs

  • Demo board: None

Course Outline

  • UltraFast Design Methodology: Planning {Lecture}

  • UltraFast Design Methodology: Design Creation and Analysis {Lecture}

  • HDL Coding Techniques {Lecture}

  • Resets {Lecture, Lab}

  • Baselining and Timing Constraints Validation {Lecture, Lab}

  • Timing Analysis Features and Reports {Lecture}

  • Synthesis Attributes {Lecture}

  • Analyzing Implementation Results {Lecture}

  • Performing Timing Analysis {Lecture}

  • Understanding Timing Closure Criteria {Lecture}

  • CDC Analysis {Lecture}

  • Analyzing and Resolving Timing Violations {Lecture}

  • Timing Methodology Checks {Lecture}

  • Synthesis Analysis and Timing Closure {Lecture}

  • Implementation Analysis and Timing Closure {Lecture}

  • Common Timing Closure Techniques {Lecture}

  • Physical Optimization {Lecture, Lab}

  • Floorplanning {Lecture, Lab}

  • Understanding Congestion {Lecture}

  • Incremental Compile Flow {Lecture, Lab}

  • Implementation Strategies and Directives {Lecture}

Topic Description 

  • UltraFast Design Methodology: Planning – Introduces the methodology guidelines on planning and the UltraFast Design Methodology checklist.

  • UltraFast Design Methodology: Design Creation and Analysis – Overview of the methodology guidelines on design creation and analysis.

  • HDL Coding Techniques – Covers basic digital coding guidelines used in an FPGA design.

  • Resets – Investigates the impact of using asynchronous resets in a design.

  • Baselining and Timing Constraints Validation – Use Xilinx-recommended baselining procedures to progressively meet timing closure and validate timing constraints.

  • Timing Analysis Features and Reports – Use the Vivado Design Suite to analyze pre and post-implementation timing, and use the timing summary report to achieve sign-off criteria for timing closure.

  • Synthesis Attributes – Discusses how to use synthesis attributes to alter the design to improve quality of results.

  • Analyzing Implementation Results – Analyze the design at different stages to understand and progressively improve results.

  • Performing Timing Analysis – Understand how and when to explore timing details using the multitude of reports available within the Vivado Design Suite.

  • Understanding Timing Closure Criteria – Investigates proper design methodology for rapid design timing closure.

  • CDC Analysis Circuits – Covers Vivado Design Suite tools and reports used synchronization circuits to analyze clock domain crossings.

  • Analyzing and Resolving Timing Violations – Discusses how to use the Vivado Design Suite to identify the main timing characteristic contributing to each timing violation and apply the correct resolution techniques.

  • Timing Methodology Checks – Use Vivado Design Suite Design Rules to identify correct design techniques and timing methodology.

  • Synthesis Analysis and Timing Closure – Investigates post-synthesis analysis techniques and options to improve design timing.

  • Implementation Analysis and Timing Closure – Investigates post-implementation analysis techniques and options to improve design timing.

  • Common Timing Closure Techniques – Discusses techniques and methodology used to address common timing issues.

  • Physical Optimization – Use physical optimization techniques for timing closure.

  • Floorplanning – Introduction to Floorplanning and how to use Pblocks while floorplanning.

  • Understanding Congestion – Understand how to identify device congestion with Vivado design flows.

  • Incremental Compile Flow – Utilize the incremental compile flow to improve design results.

  • Implementation Strategies and Directives – Discusses how to use implementation strategies and directives to help achieve timing closure on very challenging designs.

Partners 

Upcoming Program

TechSource Systems is the Sole Distributor and Authorised Training Partner of Mathworks Products