Designing with Xilinx Serial Transceivers

Designing with Xilinx Serial Transcievers

SGD 3,000.00
QUANTITY:

Pricing
*For Singapore, prices are subject to prevailing 7% Goods and Services Tax
*Reinstatement fee is subject to changes. Please contact us for latest pricing information

Course Highlights

The focus of this two-days training is on:

  • Identifying and using the features of the serial transceiver blocks, such as 8B/10B and 64B/66B encoding, channel bonding, clock correction, and comma detection

  • Utilizing the Transceivers Wizards to instantiate transceiver primitives

  • Synthesizing and implementing transceiver designs

  • Taking into account board design as it relates to the transceivers

  • Testing and debugging

Who Should Attend

This hands-on course is designed for FPGA Designers and logic designers.

Course Prerequisites

    • Verilog experience (or the Designing with Verilog or the Designing with VHDL course)
    • Familiarity with logic design (state machines and synchronous design)
    • Basic knowledge of FPGA architecture and Xilinx implementation tools are helpful
    • Familiarity with serial I/O basics and high-speed serial I/O standards is also helpful

    Course Benefits

    After completing this comprehensive training, you will have the necessary skills to:

    • Describe and use the ports and attributes of the serial transceivers in Xilinx FPGAs and MPSoCs

    • Effectively use the following features of the gigabit transceivers:

    • 64B/66B and other encoding/decoding, comma detection, clock correction, and channel bonding

    • Pre-emphasis and receive equalization

    • Use the Transceivers Wizards to instantiate GT primitives in a design

    • Access appropriate reference material for board design issues involving signal integrity and the power supply, reference clocking, and trace design

    • Use the IBERT design to verify transceiver links on real hardware

    ​For more detail on this course, kindly click here.

    Advance payment is required.

    Customer shall pay the full amount due fourteen (14) calendar days prior to course commencement or immediately upon placing the Order if placed less than fourteen (14) days and accepted by TechSource, prior to the commencement of the Course(s).

    Subscribe to our Newsletter