Designing with the Ultrascale and Ultrascale+ Architectures

SGD 2,160.00
QUANTITY:

Pricing
*For Singapore, prices are subject to prevailing 7% Goods and Services Tax
*Reinstatement fee is subject to changes. Please contact us for latest pricing information

Course Highlights

This two-days course introduces the UltraScale™ and UltraScale+™ architectures to both new and experienced designers. The emphasis is on:

  • Introducing CLB resources, clock management resources (MMCM and PLL), global and regional clocking resources, memory and DSP resources, and source-synchronous resources

  • Describing improvements to the dedicated transceivers and Transceiver Wizard

  • Reviewing the Memory Interface Generator (MIG) and DDR4 memory interface capabilities

  • Migrating existing designs and IP to the UltraScale architecture with optimal use of the Vivado® DesignSuite 

What’s new for 2021.2

  • All labs have been updated to the latest software versions

Who Should Attend

Anyone who would like to build a design for the UltraScale or UltraScale+ device family

Course Prerequisites

  • Designing FPGAs Using the Vivado Design Suite 1 course
  • Intermediate VHDL or Verilog knowledge

Course Benefits

After completing this comprehensive training, you will have the necessary skills to:

  • Take advantage of the primary UltraScale architecture resources
  • Describe the new CLB capabilities and the impact that they make on your HDL coding style
  • Define the block RAM, FIFO, and DSP resources available
  • Describe the new type of memory structures available in UltraScale+™ devices, such as UltraRAM and the high bandwidth
    memory (HBM) available in Virtex® UltraScale+ devices
  • Properly design for the I/O and SERDES resources
  • Identify the MMCM, PLL, and clock routing resources included
  • Identify the hard IP resources available for implementing high-performance DDR4 memory interfaces
  • Describe the additional features of the dedicated transceivers
  • Effectively migrate your IP and design to the UltraScale
    architecture as quickly as possible

For more detail on this course, kindly click here.

Advance payment is required.

Customer shall pay the full amount due fourteen (14) calendar days prior to course commencement or immediately upon placing the Order if placed less than fourteen (14) days and accepted by TechSource, prior to the commencement of the Course(s).

Subscribe to our Newsletter